Support
Wiki Documentation
Support Forum
Mobile
- Rocweb Browser
- WIO-Control ESP32
- andRoc Android
- Rocview Tablet
DIY
User
Wiki writer
Legal
User Tools
Sidebar
orln:orln01-en
Table of Contents
MGV50AT
| Do not translate. Work in progress. |
| By Peter Giling & Robert Evers |
|---|
Why
The LocoIO firmware is originally created by John Jabour and the assembly sources we got from him.
Someone did pickup the development some time ago, by reengineering the HEX files and in closed source.
The delta between the last version of John and the currently used one is not available to us in form of editable source.
To get rid of this impasse we decided to develop a LocoIO based on an AT and the open source Embedded LocoNet from Fremo.
Features
- To use processor ATMega 8L8
- Do-it-yourself ISP In-System Programmer http://www.optimal-microsystems.com/store/images/avr-pg2b-sch.gif
- 16 I/O with optional LED indicators
- by means of interface compatible with MGV50
interface ATMega8 to MGV50
Due to the fact that already many MGV50 boards are used, it is advisable to create a board which is completely equal to MGV50,
both in connections and shape.
In hardware, it is rather simple to replace PIC16F873 by ATMega8.
Footprint and crystal connections are identical, as well as the major power pins.
Interface should have ICSP connector to achieve faster in circuit developments.
Pin Mapping
| Pin | PIC16F873 | ATMEGA8 |
|---|---|---|
| 1 | MCLR/VPP | PC6(Not reset) |
| 2 | RA0 (AN0) | PD0 (RXD) |
| 3 | RA1 (AN1) | PD1 (TXD) |
| 4 | RA2 (AN2/Vref-) | PD2 (INT0) |
| 5 | RA3 (AN3/Vref+) | PD3 (INT1) |
| 6 | RA4 (T0CKI) | PD4 (XCK/T0) |
| 7 | RA5 (AN4/NSS) | VCC |
| 8 | GND | GND |
| 9 | OSC1 | OSC1 |
| 10 | OSC2 | OSC2 |
| 11 | RC0 (T1OSO/T1CKI) | PD5 (T1) |
| 12 | RC1 (T1OSI/CCP2) | PD6 (AIN0) |
| 13 | RC2 (CCP1) | PD7 (AIN1) |
| 14 | RC3 (SCK/SCL) | PB0 (ICP1) |
| 15 | RC4 (SDI/SDA) | PB1 (OC1A) |
| 16 | RC5 (SDO) | PB2 (NSS/OC1B) |
| 17 | RC6 (TX/CK) | PB3 (MOSI/OC2) |
| 18 | RC7 (RX/DT) | PB4 (MISO) |
| 19 | GND | PB5 (SCK) |
| 20 | VCC | AVCC |
| 21 | RB0 (INT) | AREF |
| 22 | RB1 | GND |
| 23 | RB2 | PC0 (ADC0) |
| 24 | RB3 (PGM) | PC1 (ADC1) |
| 25 | RB4 | PC2 (ADC2) |
| 26 | RB5 | PC3 (ADC3) |
| 27 | RB6 (PGC) | PC4 (ADC4/SDA) |
| 28 | RB7 (PGD) | PC5 (ADC5/SCL) |
| Function | PIC16F873 | ATMEGA8 |
|---|---|---|
| send Loconet | 2 | 3 |
| receive Loconet | 3 | 2 |
orln/orln01-en.txt · Last modified: 2018/11/12 08:56 (external edit)
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 4.0 International
